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[571 ABSTRACT 
A digitally controlled resistance generator (10) in 
which resistors (16-38) having values selected accord- 
ing to an expression 2M1(R), where N is equal to the 
number of terms in the expression, and R is equal to the 
lowest value of resistance, are electrically inserted into 
a resistive circuit in accordance with a parallel binary 
signal provided by an analog-to-digital converter (46) 
or a programmable computer (75). This binary signal is 
coupled via optical isolators (50-72) which, when acti- 
vated by a logical “1,” provides a negative potential to 
some or all of the gate inputs (96) of the normally “on” 
field effect transistors (98-120) which, when “on,” 
shorts out the associated resistor. This applied negative 
potential turns the field effect transistors “off” and elec- 
trically inserts the resistor coupled between the source 
terminal (124) and the drain terminal (122) of that field 
effect transistor into the resistive circuit between the 
terminals (12, 14). 
8 Claims, 2 Drawing Sheets 
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DIGITALLY CONTROLLED SYSTEM FOR 
EFFECTING AND PRESENTING A SELECTED 
ELECTRICAL RESISTANCE 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 U.S.C. 2457). 
TECHMCAL FIELD 
This invention relates generally to circuits which 
produce resistance and more particularly to a digitally 
controlled system for effecting and presenting a se- 
lected resistance wherein serially connected resistors 
are shorted or included in a resistive circuit by switch- 
ing devices which are operated by a plurality of digital 
signals. 
BACKGROUND OF THE INVENTION 
In the field of electronics, it is occasionally necessary 
to utilize a device which selectively generates an elec- 
trical resistance which is used to load a circuit. As an 
2 
in close proximity to each other within a tubular hous- 
ing. In operation, the photocell changes its resistance 
responsive to the degree of illumination provided by the 
light source. The major problem with this device is that 
5 the resistive output is not linear with respect to a vari- 
able voltage applied to the light source. 
It is therefore an object of this invention to provide a 





example, during the testing and troubleshooting of 
power supplies, a decade box may be connected across 
the power terminals and, in conjunction with a volt 
meter and an ammeter, one may ascertain whether or 
not the power supply is performing at its rated capabil- 30 
ity. This is achieved by changing the resistance of the 
decade box, and thus the load on the power supply, 
while observing current and voltage measurements 
taken by the ammeter and volt meter. While a decade 
box can be used to generate a variable resistance, it is a 35 
cumbersome device which requires the user to incre- 
mentally operate several rotary switches to obtain the 
desired resistance. Further, a smoothly risiing or falling 
resistance would be almost impossible to duplicate with 
a decade box because of the necessity to operate several 40 
of these rotary switches simultaneously. 
Another device for generating a variable resistance is 
a potentiometer. While this device can be used to gener- 
ate a variable resistance, it is a mechanical device and is 
subject to wear and mechanical failure. Further. wten- 45 . 
tiometers are limited to a single range of resistance, 
requiring a potentiometer for each desired range of 
resistance. 
Other devices which may be used to generate a vari- 
able resistance include digitally controlled audio attenu- 
ators, two types of which are manufactured by National 
Semiconductor and DBX of New York. The National 
device can be incremented in 3 db steps, which attenu- 
ates voltage or current by a factor 0.5, while the DBX 
device is capable of attenuating in 1 db steps. Problems 
with these attenuators, however, are that even the 
smallest db steps do not provide the resolution neces- 
sary to mimic a smoothly rising or falling resistance. 
Further, they cannot duplicate a linear resistive output 
because of logarithmic characteristics associated with 
attenuators. Still further, thew attenuators exhibit dis- 
tortions which may be tolerable at audio frequencies but 
which make them unsuitable to duplicate precise resis- 
tances, particularly below 100 ohms. 
Yet another device that can generally provide a vari- 
able resistive output is an optical light emitting coupler 
manufactured by Clairex Company. It consists of a 





h& no mechanical parts and which is firther capable of 
providing a multitude of linear ranges of resistance. 
SUMMARY OF THE INVENTION 
In accordance with this invention, a resistance pro- 
ducing circuit is constructed wherein a digital data 
source provides digitally encoded binary bits. Each 
discrete bit is applied to a control input of one of a 
plurality of switching devices, each device having a pair 
of terminals which are switched responsive to the dis- 
crete bit. Thew switching devices are serially coupled 
by their pairs of terminals, and each switching device 
further has a resistor coupled between these switched 
terminals. These resistors are selectively electrically 
removed or included in a summing circuit responsive to 
the discrete bits to generate a resistive output which is 
linear with respect to the sequence of digitally encoded 
bits. 
BRIEF DESCRIPTION OF DRAWINGS 
FIG. 1 is a partial schematic and partial block dia- 
FIG. 2 is a partially cut-away view of a particular 
gram of a resistance producing circuit. 
feature of the resistance producing circuit. 
DETAILED DESCRIPTION OF THE 
DRAWINGS 
Referring to FIG. 1, there is shown a system wherein 
a selected resistance may be provided between termi- 
nals 12 and 14. This system includes, in operational 
sequence, a variable voltage unit 16 (or digital com- 
puter) 17, a 12 bit A-D converter 18, a bank 20 of op- 
toisolators which provide an isolated output signal re- 
sponsive to each bit of the A-D converter, and a bank 22 
of FETs (field effect transistors), each of which is oper- 
ated “off’ when a bit output of the A-D converter goes 
high. Finally, selected values of resistors 24+24L, in 
accordance with binary related voltages, are connected 
across the source-drain terminals of the FETs and in 
series with one another. By then turning off discrete 
FETs in terms of selected voltage values producing 
selected encoded outputs of A-D converter 18, selected 
values of total resistance may be caused to appear at 
resistance output terminals 12 and 14. 
Variable volage unit 16 employs a potentiometer 26 
connected between + 10-volt terminal 28 and ground of 
a source of D.C. (not shown). The wiper arm 25 of 
potentiometer 26 is connected to input 30 of 12-bit ana- 
log-todigital converter 18. Converter 18, which is 
powered by D.C. applied to its plus terminal 32 and its 
ground terminal, conventionally divides the input volt- 
age into 4,095 output steps of 0.00244 volts/step. The 12 
bits of the output of converter 18 appear on discrete bit 
leads 34u-34L, with lead 34u carrying the least signifi- 
cant bit (LSB) and lead 34L carrying the most signifi- 
cant bit (MSB). When a bit is representative of a logic 
“1,” it provides an output voltage of + 5  volts, and . 
when a “0,” it provides an output voltage of 0 volts. 
The following table illustrates the first and last 12-bit 
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 word^'^ of converter 18, their equivalent in the decimal 
system, and the voltages applied to input 30 which 
evokes these particular “words” from converter 18. 
TABLE 1 
and vice versa. Clearly, in the example of resistance 
values cited below for the resistors %-24L, such 
would be the case. The FETs themselves have very low 
source to drain resistance, for example, 0.028 ohms, 
Binary DeCimal Input 30 Resistors 24a-24L are arranged in letter correspond- 
ing order to the bit drive leads from A-D converter 18 
and are selected to have resistive values in accordance 000000MX)Oo -1 1 ,00244 v. 
-10 2 .00488 v. with an expression 2N-‘(R), where R=a selected elec- 
MXXXX)Ooll 3 ,00732 v. 10 trical resistance depending on the desired range of resis- 
.00996 v. tance, and N=the number of terms in the expression. 0000WM#)lM) 4 OMXMMMolOl 5 .01220 v. 
. . .  . . .  ... For clarity, the following table illustrates the instance 
1111111 11010 4090 9.9878 v. where R= 1 ohm and shows the values of resistors asso- 
ciated with each of the 12 bits represented as described 1111 111 1101 1 4091 9.9900 v. 111111111100 4092 9.9927 v. 
111111111101 4093 9.9951 v. 15 on output lines 34a-34~. 
TABLE 2 11111 1111 110 4094 9.9976 v. 111111111111 4095 1o.oooo v. 
24a (24 (1) = 1 ohm 24g (29 (1) = 64 ohms 
24b (2l)(l) = 2 ohms 24h (2’) (1) = 128 ohms 
A 0 and +5-volt output of A-D converter 18 appear on 2o 24c (22) ( I )  = 4 ohms 24i (28) (1) = 256 ohms 
leads 34a-34L9 this voltage being between one of these 24d (23) (1) = 8 ohms 24j (24 (1) = 512 ohms 
leads and ground. 24e (z4)(1) = 16 ohms 24k (2’4 (1) = 1024 ohms 
Alternately, and typically, the generation of the volt- 24f = 32 Ohms 24L (211) = 2048 Ohms 
ages shown in Table 1 would be via a digital computer 
17 which would provide these on 92-bit output leads Accordingly, resistor Ma, having a least resistive value 
WQ-~SL. Computer 17 would, for example, Provide the 25 corresponding to R, or 1 ohm, is electrically inserted in 
discrete voltages in a selected sequence and with a se- circuit and electrically removed from a circuit with 
lected dwell for each voltage, these selections being terminals 12 and 14 by ET 54a and optoisolator 3& 
insertable in the digital computer as a computer Pro- responsive to the logic state of the least significant bit 
gram. (LSB) applied to LSB line 35a. Conversely, resistor 
don, a selection of either voltage unit 16 or digital com- 2,0$8 ohms, is elect~cdly inserted in circuit or electri- 
lected position of switches 21a-21L, the voltages on F]ET 5 4 ~  and opto~so~ator 36L responsive to the logic 
5 when turned on. Voltage on 
0 0 
Switches 21a-21L illustrate, for PurPOSes Of illustra- 30 having a greatest resistive value corresponding to 
c a y  removed from circuit with terminals 12 and 14 by puter 97 as a voltage source* Depending upon the se- 
either leads 15a-15L or 34a34L would be provided via 
current limiting resistors 19a-19L to control inputs 35 line 35L. Resistors 246-24k as shown by Table 
35a-35L of bank 20 of optoisolators 36a36L. 
state of the most significant bit (MSB) applied to MSB 
and 
FIG. I, are intermediate in resistive value between 1 Each of optoisolators 36a-36L includes an LED and 2,048 ohms and are connected to their respective 
one of leads 358-35L, with cathodes 42 of the LEDs responsive to logic States of discrete 66bits?9 applied to being all connected to ground. Thus, when a +5-volt 4.0 intermediate lines 356-35k 
It is to be noted that each‘of the sequential 4,095 potential appears on a bit lead, an LED of a correspond- ing optoisolator is illuminated. Each optoisolator fur- 
ther hcludes an NPN phototransistor positioned in “words” provided by A-D converter 18 is composed of 
close proximity to its LED. The emitter 12 bits, meaning that each discrete “word” is represen- 
of the phototransistors of the opto~solators are con- 45 tative of a discrete numerical value of resistance. In the 
(light emitting diode) 38 having an anode coup1ed to m T S  to be inserted in circuit with termin& 12 and 14 
of 
netted together and onto the negative of -5 
volts D.C. power Source 44, the positive terminal of 
which is connected to ground. The collector te&& 
case where R = l  ohm, these resistances may be varied 
in inIXements as small as 1 o b  by incrementing the 
sequence of ‘‘WOrdS’’ applied to leads 35a-35L one 
46 of each phototransistor 43 are connected through a 
separate resistor 48 to the plus terminal of + 5 volts 50 The source-drain bias for ET’S 54a-54L is provided 
power supply 50, the negative terminal of which is through controlled system 70, which has a terminal 
connected to ground. voltage that should not exceed 10 volts for the embodi- 
n e  collector voltage levels of phototransistors 43, ment shown. A polarity control circuit 150 insures cor- 
with respect to ground, appear as outputs of optoisola- rect Polarity of the voltage Seen by controlled system 
tors 3h-36L with respect to terminal 14, which t e d -  55 70. while the polarity control circuit 150 may take any 
n d  is connected to ground through resistor 52. Output number of forms, a typical bridging network is dis- 
voltages from discrete ones of the optoisolators are closed. It should be recognized that other polarity con- 
applied to the gate inputs of like letter designated FETs trol circuits could be used or, in fact, combined with 
54a-54L. Such input voltage appears between the gate controlled system 70. For the embodiment shown, + 5 
and source terminal of a FET, being provided through 60 volts are applied to terminal 57, relative to ground, with 
either the low “on” state resistances of other FETs or a -5 volts being applied through resistor 66 to terminal 
the parallel resistances of resistors 24u-24L9 depending 60. As shown, the “switched-id9 resistors of resistors 
upon whether a given FET in series with the one in 2k-24L form one leg of bridge circuit 150. The other 
question is in the “on” or “off” state. In any event, the legs of the bridge are formed by resistors 62,64, and 66, 
total series resistance to the source connection of each 65 with resistor 68 connected across the output of the 
FET would be such that suficient voltage would ap- bridge. Controlled system 70 thus sees the combined 
pear between the source and gate of each FET to turn output from “switched in” resistors with the correct 
it off whenever a related phototransistor is turned on, polarity. Controlled system 70 may, for example, be an 
at a time- 
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electronic or electromechanical system wherein the 
value of bridge elements supplied by resistors 24u-24L 
is adapted to provide a controlling effect. 
In the event that it is desired to provide a readout of 
the digital number represented by the bit outputs of 
A-D converter 18 for a particular setting of potentiome- 
ter 26, leads 72a-72L may be connected to a digital 
display 74, which display would have an appropriate 
LED driver circuitry to effect the display. 
As a further feature of this invention, and as shown in 
FIG. 2, resistors 24a-24L are mounted on a removable 
carrier 76. Carrier 76 has pairs of electrical contact pins 
7&-78L, with discrete ones of resistors 24u-24L being 
connected across discrete pairs of pins 78a-78L. carrier 
76 is plugged into a matching receptacle 80, which has 
matching pairs of electrical contact sockets 82u-82L. 
Receptacle 80 is mounted on circuit board 81 along 
with components (not shown) of the system shown in 
FIG. 1, with discrete pairs of contact sockets 82u-82L 
coupled across sourcedrain terminals of FETs 
54a-54L. Thus, the range of resistors W - S L  may be 
easily changed by simply substituting carrier 76 having 
resistors 24u-24L with another carrier 7Q. with its 
resistors 2 4 m - X ~  having a different range of values 
than resistors 24u-24L. 
In operation, and in the absence of a binary “word” 
applied to leads 35a-35L, FETs 54a-54L are biased 
normally “on” as described by virtue of the. +5-volt 
potential coupled via resistors 48 to the gate inputs of 
FETs 54a-54L. This effects a shorting of all of resistors 
24u-24L by FETs 54a-54L, a condition which presents 
a low resistive value of 0.336 ohms between terminals 
12 and 14. This resistive value is the combined internal 
resistance of FETs 24u-24L when they are switched 
“on” and is the lowest resistive value achievable by this 
circuit. If needed, the values of resistors connected 
across source and drain terminals of FETs 54a-54L 
may be selected to compensate for the internal resis- 
tance of FETs 54a-SL when switched “on.” 
In order to select a resistance, a voltage from 0 to 10 
volts is selected by potentiometer 26 and applied to 
input 30 of analog-to-digital converter 18. For illustra- 
tive purposes, it is presumed that this voltage is selected 
to be 6.4 volts, meaning that 2,623 “words” out of 4,095 
are used, which corresponds to an output logic state of 45 
101OOO111111 binary. Alternately, computer 17 would 
be programmed to provide, as an output, the binary 
logic state of 101OOO111111. In either case, this binary 
state is applied to couplers 36u-36L as described and as 
shown in FIG. 1 and also to display 74. Display 74 and 50 
its circuitry decodes the above binary count and dis- 
plays this count on display 74. 
In the above examples, the binary logic state or count 
of 101OOO111111 on is shown in FIG. 1 as being applied 
via resistors l9u-UL to anodes 40 of LEDs 38. LEDs 55 
having a logical “1” on their anodes are illuminated, 
causing their proximate phototransistors 36a, 36b, 36c. 
36d. 36e, 36f; 36j, and 36L to conduct. These conducting 
phototransistors apply a negative potential to gate in- 
puts of FETs 54a. 54b, %, 54d. 54e, 54f; 54j. and 54L. 60 
These FETs are biased “off’ by this negative potential 
and, due to the high internal resistance between the 
source and drain terminals of these FETs when “off,” 
electrically inserts resistors 24a, 246, 24c, 24d. 24, 24j 
24j, and 24L in circuit with terminals 12 and 14. The 65 
resistors which are inserted in circuit with terminals 12 
and 14 are illustrated in FIG. 1 as being labeled a logical 









logical “0.” Thus, if R=l ohm, and with the above 
binary count applied as described, it is seen that 2,623 
ohms, or the sum of resistive values of resistors 24a, 246, 
24c, 24d, 24, 24J 24j, and 24L will be applied between 
terminals l2 and 14. Terminals 12 and 14 are coupled to 
terminals 71 and 60, respectively, of resistive bridge 
circuit 150, which produces a voltage differential across 
resistor 68 as an output. This voltage differential is var- 
ied responsive to the varied resistance between termi- 
nals 60 and 71, with the voltage differential being ap- 
plied to system 70. System 70 uses this varying voltage 
as a control input. 
In the instance where it is desirable to change the 
range of resistors 24+24L, a carrier 760 (FIG. 2) hav- 
ing resistors 24m-24x of a different range is substituted 
for the existing carrier 76 in receptacle 80. For example, 
by changing resistors with values multiplied by 10 from 
that described, one can obtain a range of resistance from 
10 ohms to 40,950 ohms. 
From the foregoing, it is to be appreciated that the 
applicants have provided a digitally controlled, variable 
resistance circuit having a high degree of accuracy, 
resolution, and linearity. Further, this circuit is designed 
to easily implement different ranges of resistances by 
simply changing a single plug-in component. Thus, 
while the invention has been described with respect to 
embodiment shown, it will be obvious to those skilled in 
the art that various modifications and changes can be 
made without departing from the true spirit and scope 
of the invention as described in the following claims. 
I claim: 
1. A digitally controlled system for effecting and 
presenting a selected electrical resistance, said system 
comprising: 
digital means for providing a plurality of separate 
binary outputs, each representative of a separate 
numerical value of a binary count, and each repre- 
sentative of a discrete selected value of resistance; 
a plurality of switching means, each having a control 
40 input coupled to a corresponding one of said plu- 
rality of binary outputs, and each of said switching 
means further including a set of first and second 
switched terminals, said terminals being electri- 
cally switched between a shorted or opened condi- 
tion- responsive to a discrete one of said .binary 
outputs, said sets of switched terminals being seri- 
ally connected; and 
a plurality of serially coupled resistors having resis- 
tive values selected according to an expression 
2N-1(R), where N is the number of terms in said 
expression, and R is a lowest value of resistance, 
with discrete ones of said plurality of resistors 
being connected across discrete said sets of said 
switched terminals, and said plurality of resistors 
ordered in their connections to said plurality of sets 
of terminals such that, when selected resistors are 
electrically summed, a linear sequence of numeri- 
cal values of resistance is generated responsive to 
said digital means. 
2. A system as set forth in claim 1 wherein said plural- 
ity of resistors are mounted on a carrier having electri- 
cal contact pins, and said plurality of resistors is electri- 
cally coupled to said pins, said pins being pluggable into 
a matching receptacle connected in circuit with said 
switch means, whereby a range of resistance is changed. 
3. A system as set forth in claim 2 comprising: 
a decimal decoder having a plurality of inputs and an 
output, said plurality of inputs coupled to said plu- 
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rality of binary outputs of said analog-to-digital second switched terminals comprise source and 
conversion means; and drain terminals of said field effect transistor, 
a digital display having an input coupled to said out- whereby a discrete one of said binary outputs is 
put of said decimal decoder, whereby a value of electrically isolated from one of said plurality of 
resistance is displayed. resistors coupled between said source and said 
4. A system as set forth in claim 1 wherein said digital drain terminals, and said last-named output is opti- 
means comprises a programmable digital computer cally coupled to said gate input of said field effect 
including buffer storage means having a plurality of transistor. 
ordered binary storage locations coupled to said com- 9. A system as set forth in claim 6 comprising positive 
terminal of each said light responsive transistor and of separate binary outputs. 
sistors for providing a positive bias with respect to means comprises: 
ground to each said gate input of each said field effect 
transistor, whereby said plurality of field effect transis- 
5 
Puter for providing storage for said Plurality lo bias voltage means coupled between each said collector 
each said gate input of said plurality of field effect tran- A system as set forth in wherein said digital 
variable voltage means, including a potentiometer 
analog-to-digital conversion means responsive to said tors are biased “on*’9 
tive bias voltage means coupled to said emitter of each 
6. A system as set forth in claim 1 wherein each of 20 said light responsive transistor for applying a negative 
bias to selected gate inputs of selected said field effect 
optical couplers having said control input and third transistors, whereby said selected field effect transistors 
and fourth terminals comprising emitter and collec- are biased “off responsive to discrete ones of said bi- 
tor terminals, respectively, of a light responsive nary outputs applied to said selected control inputs, 
transistor, said emitter and collector terminals 25 thereby including a selected resistor connected between 
being switched responsive to a discrete one of said said source and drain terminals of said selected field 
binary outputs applied to said control input; and effect transistors in circuit with said selected resistors 
a field effect transistor having a gate input coupled to which are electrically summed. 
said collector terminal, and wherein said first and 
coupled to a voltage source, for providing a van- 15 
able voltage; and 
variable voltage for providing said plurality of 8* A system as set forth in c l b  6 comprising 
binary outputs. 
said plurality of switching means comprises: 
* * * * *  
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